UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/807,716	03/24/2004	Ian M. Davis	013098/GNRL/HMM	3729	
Michael A. Ber	7590 05/12/201 nadicou	EXAMINER			
The state of the s	KOLOFF, TAYLOR	VETERE, ROBERT A			
1279 Oakmead Parkway Sunnyvale, CA 94085-4040			ART UNIT	PAPER NUMBER	
•			1712		
		MAIL DATE	DELIVERY MODE		
		05/12/2010	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Application	Application No. Applicant(s)				
		10/807,71	6	DAVIS ET AL.			
		Examiner		Art Unit			
		ROBERT '	VETERE	1712			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
 Responsive to communication(s) filed on <u>01 February 2010</u>. This action is FINAL. 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 							
Disposition of Claims							
 4) Claim(s) 1,2,4-21 and 23 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. 							
Application Pape	rs						
 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. 							
Priority under 35	U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
	person's Patent Drawing Review (PTO-9 closure Statement(s) (PTO/SB/08)	148)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ite			

Application/Control Number: 10/807,716 Page 2

Art Unit: 1712

DETAILED ACTION

Examiner's Comments

An amendment, presenting arguments, was received and entered on 2/1/2010.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-2, 9-14, 16-19 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gorczyca et al. (US 2002/0094686 A1) in view of Boggs (US 6,087,191) and Lynch et al. (US 4,656,730).
- Claim 1: Gorczyca teaches treating the surface of a semiconductor article such that the surface is treated to render said surface less prone to cracking and to extend the useful life of the article comprising:

roughening a surface of the substrate, wherein the roughening produces microfissures therein ([0017], [0018], and lines 2-4 of [0022]);

treating the roughened surface with a strong acid ([0022], [0028]); and

applying a silicon coating which is then converted to silicon oxide onto the roughened surface, wherein applying a coating composition onto the roughened surface includes filling and covering the microfissures (e.g. a dielectric coating composition containing at least one metal oxide) ([0023], [0034]). Gorczyca also teaches that it is important to avoid forming cracks in the filled substrate, but does not expressly teach that the dielectric coating composition is selected from one of aluminum, zirconium, or yttrium oxides.

Lynch teaches that, when filling cracks in a substrate which will be exposed to high temperature processes, it is necessary to ensure that the trenches are filled with a material which has a similar thermal expansion coefficient to the substrate in order to avoid cracking during subsequent usage (4:66-5:4).

Boggs teaches the repair of surface defects on semiconductor wafers that form during semiconductor

Art Unit: 1712

processing. Boggs discloses a method of repairing cracks in a substrate wherein the substrate is composed of either silica or zirconia (2:45-61). Therefore, it would have been well within the level of ordinary skill in the art at the time of the invention to apply zirconium oxide in Gorczyca in lieu of silicon oxide depending on the composition of the substrate being repaired since Boggs teaches their equivalence and Lynch explains the importance of repairing such a substrate with a material which has a similar thermal expansion coefficient.

Claim 2: Gorczyca teaches a quartz substrate [0014]. Boggs teaches that the substrate is a metal oxide (2:45-61).

Claims 9 and 10: the quartz article is roughened by sand blasting using abrasive material with size ranges between 1-800 microns, and thus, would inherently produce a surface roughness within the claimed range of 180-320 and 200-300 micro inch Ra [0018].

Claims 11-14: the roughened surface is treated with a strong acid comprising immersing the substrate in an immersion bath comprising a strong acid (hydrofluoric acid) at a concentration of >0-70 volume percent (i.e. within the claimed range of 15-50 and 25-35 volume percent) [0028].

Claims 16 and 17: micro cracks caused by mechanically roughening which appear as breaks in the quartz glassy structure propagating from the treated surface into the quartz for distances up to 200 micrometers (i.e. the depth of the microfissures is up to about 0.005 inch and 0.006 inch) [0022].

Claim 23: the surface of a quartz substrate is roughened (i.e. microparticles of the substrate material are inherently left on the roughened surface), said roughened surface is subsequently treated with a strong acid whereby at least some of the microparticles of the substrate material are removed from the roughened surface.

Claims 18 and 19: Gorczyca teaches forming micro cracks in the surface of quartz substrates at a depth of about 0.0078 inch, which is subsequently filled using silicon dioxide ([0022], [0023], [0034]). Therefore, the applied coating will inherently have a thickness with in the claimed range of up to 0.010 and 0.003 inch.

3. Claims 4 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gorczyca, Lynch and Boggs as applied to claim 1, in view of Choi (US 6,833,279 B2).

Application/Control Number: 10/807,716

Art Unit: 1712

Claims 4 and 15: Gorczyca/Boggs/Lynch teach applying a metal oxide coating composition onto the roughened surface comprising zirconium and aluminum oxides (see Boggs: col. 2, lines 45-61), but does not expressly teach applying a coating to the roughened surface with a composition comprising zirconium oxide and yttrium oxide.

Page 4

Choi teaches a method of fabricating and repairing ceramic components for use in semiconductor fabrication. Specifically, Choi teaches an alumina or a yttrium oxide layer (i.e. a dielectric coating) deposited on a roughened ceramic surface. The layer is deposited via a plasma spray process, which is necessarily provided by a plasma generating gas whereby the plasma spray is directed toward the roughened surface in order to apply said layer to said roughened surface (col. 3, line 38-col. 4, line 26). Gorczyca and Choi are analogous art because they are from the same field of endeavor: preparing/repairing components for subsequent semiconductor processing steps. Therefore, one having ordinary skill in the art at the time of the invention would have looked to Choi to deposit a yttrium oxide layer on the semiconductor surface in lieu of aluminum oxide (e.g. alumina) in Gorczyca/Bogg's method since Choi teaches the equivalence of alumina and yttrium oxide. Furthermore, both alumina and yttrium oxide have similar thermal expansion coefficients.

4. Claims 5-8, 20, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gorczyca, Lynch and Boggs as applied to claim 1, and further in view of Kowalsky et al. (US 6,861,101 B1) and Choi (US 6,833,279 B2).

Claims 5-8 and 20-21: Gorczyca/Boggs/Lynch discloses applying a coating composition to a roughened surface, but does not expressly teach applying a coating composition by generating a plasma spray.

Kowalsky teaches a method whereby particles of metals, ceramics, or mixtures thereof may be applied to a substrate using a plasma spray coating method. As per claims 5 and 20, Kowalsky teaches applying a coating composition onto a surface by providing a plasma generating gas (e.g. argon, nitrogen, hydrogen, and compressed air as per claims 6 and 8) and the coating composition to a plasma torch/gun at a high temperature of 8,000-12,000°F (within the claimed temperature range of claims 7 and 21), whereby the resulting plasma spray is directed to the substrate (col. 2, line 66-col. 3, line15; col. 6, line

Application/Control Number: 10/807,716 Page 5

Art Unit: 1712

45-col. 7, line 16). The advantage of utilizing Kowalsky's plasma spray method is that materials of a wide range of particle sizes may be deposited with high velocity (col. 4, lines 28-31). Choi teaches that it was known in the art at the time of the invention to utilize a plasma spray process to deposit a coating composition layer on a roughened component for semiconductor processing (col. 3, lines 38-50; col. 4, lines 1-6). Therefore, one having ordinary skill in the art at the time of the invention, motivated by Choi, would have utilized Kowalsky's plasma spray process in Gorczyca's method in order to apply coating materials of a wide range of particle sizes on a roughened surface at velocity sufficient to form a layer of said materials.

Response to Arguments

5. Applicant's arguments, see arguments, filed 2/1/10, with respect to the rejection(s) of claim(s) 1 under Gorczyca and Boggs have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Lynch.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ROBERT VETERE whose telephone number is (571)270-1864. The examiner can normally be reached on Mon-Fri 9-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Cleveland can be reached on 571-272-1418. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/807,716 Page 6

Art Unit: 1712

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Robert Vetere/ Examiner, Art Unit 1712

/Michael Cleveland/ Supervisory Patent Examiner, Art Unit 1712